Keyboard firmwares for Atmel AVR and Cortex-M
Вы не можете выбрать более 25 тем Темы должны начинаться с буквы или цифры, могут содержать дефисы(-) и должны содержать не более 35 символов.

arm_q15_to_q7.c 4.6KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154
  1. /* ----------------------------------------------------------------------------
  2. * Copyright (C) 2010-2013 ARM Limited. All rights reserved.
  3. *
  4. * $Date: 17. January 2013
  5. * $Revision: V1.4.1
  6. *
  7. * Project: CMSIS DSP Library
  8. * Title: arm_q15_to_q7.c
  9. *
  10. * Description: Converts the elements of the Q15 vector to Q7 vector.
  11. *
  12. * Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
  13. *
  14. * Redistribution and use in source and binary forms, with or without
  15. * modification, are permitted provided that the following conditions
  16. * are met:
  17. * - Redistributions of source code must retain the above copyright
  18. * notice, this list of conditions and the following disclaimer.
  19. * - Redistributions in binary form must reproduce the above copyright
  20. * notice, this list of conditions and the following disclaimer in
  21. * the documentation and/or other materials provided with the
  22. * distribution.
  23. * - Neither the name of ARM LIMITED nor the names of its contributors
  24. * may be used to endorse or promote products derived from this
  25. * software without specific prior written permission.
  26. *
  27. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  28. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  29. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
  30. * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
  31. * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  32. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
  33. * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  34. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  35. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
  36. * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37. * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38. * POSSIBILITY OF SUCH DAMAGE.
  39. * ---------------------------------------------------------------------------- */
  40. #include "arm_math.h"
  41. /**
  42. * @ingroup groupSupport
  43. */
  44. /**
  45. * @addtogroup q15_to_x
  46. * @{
  47. */
  48. /**
  49. * @brief Converts the elements of the Q15 vector to Q7 vector.
  50. * @param[in] *pSrc points to the Q15 input vector
  51. * @param[out] *pDst points to the Q7 output vector
  52. * @param[in] blockSize length of the input vector
  53. * @return none.
  54. *
  55. * \par Description:
  56. *
  57. * The equation used for the conversion process is:
  58. *
  59. * <pre>
  60. * pDst[n] = (q7_t) pSrc[n] >> 8; 0 <= n < blockSize.
  61. * </pre>
  62. *
  63. */
  64. void arm_q15_to_q7(
  65. q15_t * pSrc,
  66. q7_t * pDst,
  67. uint32_t blockSize)
  68. {
  69. q15_t *pIn = pSrc; /* Src pointer */
  70. uint32_t blkCnt; /* loop counter */
  71. #ifndef ARM_MATH_CM0_FAMILY
  72. /* Run the below code for Cortex-M4 and Cortex-M3 */
  73. q31_t in1, in2;
  74. q31_t out1, out2;
  75. /*loop Unrolling */
  76. blkCnt = blockSize >> 2u;
  77. /* First part of the processing with loop unrolling. Compute 4 outputs at a time.
  78. ** a second loop below computes the remaining 1 to 3 samples. */
  79. while(blkCnt > 0u)
  80. {
  81. /* C = (q7_t) A >> 8 */
  82. /* convert from q15 to q7 and then store the results in the destination buffer */
  83. in1 = *__SIMD32(pIn)++;
  84. in2 = *__SIMD32(pIn)++;
  85. #ifndef ARM_MATH_BIG_ENDIAN
  86. out1 = __PKHTB(in2, in1, 16);
  87. out2 = __PKHBT(in2, in1, 16);
  88. #else
  89. out1 = __PKHTB(in1, in2, 16);
  90. out2 = __PKHBT(in1, in2, 16);
  91. #endif // #ifndef ARM_MATH_BIG_ENDIAN
  92. /* rotate packed value by 24 */
  93. out2 = ((uint32_t) out2 << 8) | ((uint32_t) out2 >> 24);
  94. /* anding with 0xff00ff00 to get two 8 bit values */
  95. out1 = out1 & 0xFF00FF00;
  96. /* anding with 0x00ff00ff to get two 8 bit values */
  97. out2 = out2 & 0x00FF00FF;
  98. /* oring two values(contains two 8 bit values) to get four packed 8 bit values */
  99. out1 = out1 | out2;
  100. /* store 4 samples at a time to destiantion buffer */
  101. *__SIMD32(pDst)++ = out1;
  102. /* Decrement the loop counter */
  103. blkCnt--;
  104. }
  105. /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
  106. ** No loop unrolling is used. */
  107. blkCnt = blockSize % 0x4u;
  108. #else
  109. /* Run the below code for Cortex-M0 */
  110. /* Loop over blockSize number of values */
  111. blkCnt = blockSize;
  112. #endif /* #ifndef ARM_MATH_CM0_FAMILY */
  113. while(blkCnt > 0u)
  114. {
  115. /* C = (q7_t) A >> 8 */
  116. /* convert from q15 to q7 and then store the results in the destination buffer */
  117. *pDst++ = (q7_t) (*pIn++ >> 8);
  118. /* Decrement the loop counter */
  119. blkCnt--;
  120. }
  121. }
  122. /**
  123. * @} end of q15_to_x group
  124. */