Keyboard firmwares for Atmel AVR and Cortex-M
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

arm_q7_to_q31.c 4.3KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142
  1. /* ----------------------------------------------------------------------------
  2. * Copyright (C) 2010-2013 ARM Limited. All rights reserved.
  3. *
  4. * $Date: 17. January 2013
  5. * $Revision: V1.4.1
  6. *
  7. * Project: CMSIS DSP Library
  8. * Title: arm_q7_to_q31.c
  9. *
  10. * Description: Converts the elements of the Q7 vector to Q31 vector.
  11. *
  12. * Target Processor: Cortex-M4/Cortex-M3/Cortex-M0
  13. *
  14. * Redistribution and use in source and binary forms, with or without
  15. * modification, are permitted provided that the following conditions
  16. * are met:
  17. * - Redistributions of source code must retain the above copyright
  18. * notice, this list of conditions and the following disclaimer.
  19. * - Redistributions in binary form must reproduce the above copyright
  20. * notice, this list of conditions and the following disclaimer in
  21. * the documentation and/or other materials provided with the
  22. * distribution.
  23. * - Neither the name of ARM LIMITED nor the names of its contributors
  24. * may be used to endorse or promote products derived from this
  25. * software without specific prior written permission.
  26. *
  27. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  28. * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  29. * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
  30. * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
  31. * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
  32. * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
  33. * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
  34. * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  35. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
  36. * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37. * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38. * POSSIBILITY OF SUCH DAMAGE.
  39. * ---------------------------------------------------------------------------- */
  40. #include "arm_math.h"
  41. /**
  42. * @ingroup groupSupport
  43. */
  44. /**
  45. * @addtogroup q7_to_x
  46. * @{
  47. */
  48. /**
  49. * @brief Converts the elements of the Q7 vector to Q31 vector.
  50. * @param[in] *pSrc points to the Q7 input vector
  51. * @param[out] *pDst points to the Q31 output vector
  52. * @param[in] blockSize length of the input vector
  53. * @return none.
  54. *
  55. * \par Description:
  56. *
  57. * The equation used for the conversion process is:
  58. *
  59. * <pre>
  60. * pDst[n] = (q31_t) pSrc[n] << 24; 0 <= n < blockSize.
  61. * </pre>
  62. *
  63. */
  64. void arm_q7_to_q31(
  65. q7_t * pSrc,
  66. q31_t * pDst,
  67. uint32_t blockSize)
  68. {
  69. q7_t *pIn = pSrc; /* Src pointer */
  70. uint32_t blkCnt; /* loop counter */
  71. #ifndef ARM_MATH_CM0_FAMILY
  72. q31_t in;
  73. /* Run the below code for Cortex-M4 and Cortex-M3 */
  74. /*loop Unrolling */
  75. blkCnt = blockSize >> 2u;
  76. /* First part of the processing with loop unrolling. Compute 4 outputs at a time.
  77. ** a second loop below computes the remaining 1 to 3 samples. */
  78. while(blkCnt > 0u)
  79. {
  80. /* C = (q31_t) A << 24 */
  81. /* convert from q7 to q31 and then store the results in the destination buffer */
  82. in = *__SIMD32(pIn)++;
  83. #ifndef ARM_MATH_BIG_ENDIAN
  84. *pDst++ = (__ROR(in, 8)) & 0xFF000000;
  85. *pDst++ = (__ROR(in, 16)) & 0xFF000000;
  86. *pDst++ = (__ROR(in, 24)) & 0xFF000000;
  87. *pDst++ = (in & 0xFF000000);
  88. #else
  89. *pDst++ = (in & 0xFF000000);
  90. *pDst++ = (__ROR(in, 24)) & 0xFF000000;
  91. *pDst++ = (__ROR(in, 16)) & 0xFF000000;
  92. *pDst++ = (__ROR(in, 8)) & 0xFF000000;
  93. #endif // #ifndef ARM_MATH_BIG_ENDIAN
  94. /* Decrement the loop counter */
  95. blkCnt--;
  96. }
  97. /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
  98. ** No loop unrolling is used. */
  99. blkCnt = blockSize % 0x4u;
  100. #else
  101. /* Run the below code for Cortex-M0 */
  102. /* Loop over blockSize number of values */
  103. blkCnt = blockSize;
  104. #endif /* #ifndef ARM_MATH_CM0_FAMILY */
  105. while(blkCnt > 0u)
  106. {
  107. /* C = (q31_t) A << 24 */
  108. /* convert from q7 to q31 and then store the results in the destination buffer */
  109. *pDst++ = (q31_t) * pIn++ << 24;
  110. /* Decrement the loop counter */
  111. blkCnt--;
  112. }
  113. }
  114. /**
  115. * @} end of q7_to_x group
  116. */